-
Notifications
You must be signed in to change notification settings - Fork 32
/
segbits_cmt_top_l_upper_t.db
366 lines (366 loc) · 23 KB
/
segbits_cmt_top_l_upper_t.db
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_CLKFBOUT2IN !28_43 28_75 !28_76 !29_42 !29_43 29_74 29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_CLKFBIN !28_43 !28_75 28_76 !29_42 29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_FREQ_BB0 !28_43 !28_75 28_76 !29_42 !29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_FREQ_BB1 !28_43 !28_75 28_76 29_42 !29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_FREQ_BB2 28_43 !28_75 28_76 !29_42 !29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_FREQ_BB3 28_43 !28_75 28_76 29_42 !29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKFBIN.CMT_TOP_L_UPPER_T_PLLE2_CLK_FB_INT !28_43 !28_75 28_76 29_42 29_43 !29_74 !29_75
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_FREQ_BB0 !28_41 !28_42 !29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_FREQ_BB1 28_41 !28_42 !29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_FREQ_BB2 !28_41 !28_42 29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_FREQ_BB3 28_41 !28_42 29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_CLKIN1 !28_41 28_42 !29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN1.CMT_TOP_L_UPPER_T_PLLE2_CLK_IN1_INT 28_41 28_42 !29_41
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_FREQ_BB0 !28_40 !29_39 !29_40
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_FREQ_BB1 !28_40 29_39 !29_40
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_FREQ_BB2 28_40 !29_39 !29_40
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_FREQ_BB3 28_40 29_39 !29_40
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_CLKIN2 !28_40 !29_39 29_40
CMT_TOP_L_UPPER_T.CMT_TOP_R_UPPER_T_PLLE2_CLKIN2.CMT_TOP_L_UPPER_T_PLLE2_CLK_IN2_INT !28_40 29_39 29_40
CMT_TOP_L_UPPER_T.PLL_CLK_FREQ_BB0_NS_ACTIVE 29_00 29_09 29_17
CMT_TOP_L_UPPER_T.PLL_CLK_FREQ_BB1_NS_ACTIVE 28_01 29_10 29_18
CMT_TOP_L_UPPER_T.PLL_CLK_FREQ_BB2_NS_ACTIVE 29_01 29_11 29_19
CMT_TOP_L_UPPER_T.PLL_CLK_FREQ_BB3_NS_ACTIVE 28_02 29_12 29_20
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[0] 28_195
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[1] 29_195
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[2] 28_196
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[3] 29_196
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[4] 28_197
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_HIGH_TIME[5] 29_197
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[0] 28_192
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[1] 29_192
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[2] 28_193
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[3] 29_193
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[4] 28_194
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_LOW_TIME[5] 29_194
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_OUTPUT_ENABLE[0] 28_198
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_PHASE_MUX[0] 29_198
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_PHASE_MUX[1] 28_199
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT1_PHASE_MUX[2] 29_199
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[0] 28_200
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[1] 29_200
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[2] 28_201
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[3] 29_201
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[4] 28_202
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_DELAY_TIME[5] 29_202
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_EDGE[0] 29_203
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_FRAC[0] 28_206
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_FRAC[1] 29_206
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_FRAC[2] 28_207
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_FRAC_EN[0] 29_205
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_FRAC_WF_R[0] 28_205
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_MX[0] 28_204
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_MX[1] 29_204
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_NO_COUNT[0] 28_203
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKFBOUT_CLKOUT2_RESERVED[0] 29_207
CMT_TOP_L_UPPER_T.PLLE2_ADV.COMPENSATION.Z_ZHOLD_OR_CLKIN_BUF 29_35 29_76
CMT_TOP_L_UPPER_T.PLLE2_ADV.COMPENSATION.ZHOLD_NO_CLKIN_BUF 28_73 29_36
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_EDGE[0] 29_214
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[0] 28_211
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[1] 29_211
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[2] 28_212
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[3] 29_212
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[4] 28_213
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_HIGH_TIME[5] 29_213
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[0] 28_208
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[1] 29_208
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[2] 28_209
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[3] 29_209
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[4] 28_210
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_LOW_TIME[5] 29_210
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_NO_COUNT[0] 28_214
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_RESERVED[0] 28_215
CMT_TOP_L_UPPER_T.PLLE2_ADV.DIVCLK_DIVCLK_RESERVED[1] 29_215
CMT_TOP_L_UPPER_T.PLLE2_ADV.IN_USE 28_37 28_48 28_74 28_78 28_216 28_219 28_222 28_266 28_280 28_283 28_284 28_592 28_622 28_623 28_624 28_627 28_628 28_768 28_785 28_786 28_787 28_788 28_790 28_791 28_792 28_793 28_795 28_796 28_797 28_798 28_799 28_803 28_806 28_807 28_811 28_812 28_815 28_816 28_817 28_818 28_819 28_821 28_822 28_823 28_824 28_826 28_827 28_828 28_829 28_832 28_835 28_838 28_841 28_845 28_847 29_48 29_77 29_78 29_79 29_268 29_281 29_282 29_283 29_563 29_567 29_589 29_621 29_622 29_625 29_626 29_627 29_785 29_786 29_788 29_790 29_791 29_793 29_797 29_798 29_800 29_809 29_811 29_812 29_813 29_814 29_815 29_816 29_817 29_819 29_823 29_824 29_825 29_826 29_827 29_829 29_830 29_831 29_832 29_835 29_836 29_838 29_839 29_840 29_841 29_842 29_845
CMT_TOP_L_UPPER_T.PLLE2_ADV.INV_CLKINSEL 28_754
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[0] 28_232
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[1] 29_232
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[2] 28_233
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[3] 29_233
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[4] 28_234
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[5] 29_234
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[6] 28_235
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[7] 29_235
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[8] 28_236
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[9] 29_236
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[10] 28_240
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[11] 29_240
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[12] 28_241
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[13] 29_241
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[14] 28_242
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[15] 29_242
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[16] 28_243
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[17] 29_243
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[18] 28_244
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[19] 29_244
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[20] 28_224
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[21] 29_224
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[22] 28_225
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[23] 29_225
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[24] 28_226
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[25] 29_226
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[26] 28_227
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[27] 29_227
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[28] 28_228
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[29] 29_228
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[30] 28_237
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[31] 29_237
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[32] 28_238
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[33] 29_238
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[34] 28_239
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[35] 28_245
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[36] 29_245
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[37] 28_246
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[38] 29_246
CMT_TOP_L_UPPER_T.PLLE2_ADV.LKTABLE[39] 28_247
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[0] 28_352
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[1] 29_352
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[2] 28_353
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[3] 29_353
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[4] 28_354
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[5] 29_354
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[6] 28_355
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[7] 29_355
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[8] 28_356
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[9] 29_356
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[10] 28_357
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[11] 29_357
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[12] 28_358
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[13] 29_358
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[14] 28_359
CMT_TOP_L_UPPER_T.PLLE2_ADV.POWER_REG_POWER_REG_POWER_REG[15] 29_359
CMT_TOP_L_UPPER_T.PLLE2_ADV.STARTUP_WAIT 28_769
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[0] 28_666
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[1] 29_667
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[2] 28_668
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[3] 29_669
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[4] 28_670
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[5] 29_671
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[6] 28_660
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[7] 29_661
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[8] 28_662
CMT_TOP_L_UPPER_T.PLLE2_ADV.TABLE[9] 29_663
CMT_TOP_L_UPPER_T.PLLE2_ADV.ZINV_PWRDWN 29_752
CMT_TOP_L_UPPER_T.PLLE2_ADV.ZINV_RST 28_752
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[0] 28_99
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[1] 29_99
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[2] 28_100
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[3] 29_100
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[4] 28_101
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_HIGH_TIME[5] 29_101
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[0] 28_96
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[1] 29_96
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[2] 28_97
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[3] 29_97
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[4] 28_98
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_LOW_TIME[5] 29_98
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_OUTPUT_ENABLE[0] 28_102
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_PHASE_MUX[0] 29_102
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_PHASE_MUX[1] 28_103
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT1_PHASE_MUX[2] 29_103
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[0] 28_104
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[1] 29_104
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[2] 28_105
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[3] 29_105
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[4] 28_106
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_DELAY_TIME[5] 29_106
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_EDGE[0] 29_107
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_FRAC[0] 28_110
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_FRAC[1] 29_110
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_FRAC[2] 28_111
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_FRAC_EN[0] 29_109
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_FRAC_WF_R[0] 28_109
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_MX[0] 28_108
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_MX[1] 29_108
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_NO_COUNT[0] 28_107
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT0_CLKOUT2_RESERVED[0] 29_111
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[0] 28_115
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[1] 29_115
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[2] 28_116
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[3] 29_116
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[4] 28_117
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_HIGH_TIME[5] 29_117
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[0] 28_112
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[1] 29_112
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[2] 28_113
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[3] 29_113
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[4] 28_114
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_LOW_TIME[5] 29_114
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_OUTPUT_ENABLE[0] 28_118
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_PHASE_MUX[0] 29_118
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_PHASE_MUX[1] 28_119
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT1_PHASE_MUX[2] 29_119
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[0] 28_120
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[1] 29_120
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[2] 28_121
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[3] 29_121
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[4] 28_122
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_DELAY_TIME[5] 29_122
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_EDGE[0] 29_123
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_FRAC[0] 28_126
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_FRAC[1] 29_126
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_FRAC[2] 28_127
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_FRAC_EN[0] 29_125
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_FRAC_WF_R[0] 28_125
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_MX[0] 28_124
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_MX[1] 29_124
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_NO_COUNT[0] 28_123
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT1_CLKOUT2_RESERVED[0] 29_127
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[0] 28_131
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[1] 29_131
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[2] 28_132
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[3] 29_132
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[4] 28_133
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_HIGH_TIME[5] 29_133
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[0] 28_128
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[1] 29_128
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[2] 28_129
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[3] 29_129
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[4] 28_130
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_LOW_TIME[5] 29_130
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_OUTPUT_ENABLE[0] 28_134
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_PHASE_MUX[0] 29_134
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_PHASE_MUX[1] 28_135
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT1_PHASE_MUX[2] 29_135
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[0] 28_136
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[1] 29_136
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[2] 28_137
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[3] 29_137
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[4] 28_138
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_DELAY_TIME[5] 29_138
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_EDGE[0] 29_139
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_FRAC[0] 28_142
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_FRAC[1] 29_142
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_FRAC[2] 28_143
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_FRAC_EN[0] 29_141
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_FRAC_WF_R[0] 28_141
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_MX[0] 28_140
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_MX[1] 29_140
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_NO_COUNT[0] 28_139
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT2_CLKOUT2_RESERVED[0] 29_143
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[0] 28_147
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[1] 29_147
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[2] 28_148
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[3] 29_148
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[4] 28_149
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_HIGH_TIME[5] 29_149
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[0] 28_144
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[1] 29_144
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[2] 28_145
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[3] 29_145
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[4] 28_146
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_LOW_TIME[5] 29_146
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_OUTPUT_ENABLE[0] 28_150
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_PHASE_MUX[0] 29_150
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_PHASE_MUX[1] 28_151
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT1_PHASE_MUX[2] 29_151
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[0] 28_152
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[1] 29_152
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[2] 28_153
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[3] 29_153
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[4] 28_154
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_DELAY_TIME[5] 29_154
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_EDGE[0] 29_155
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_FRAC[0] 28_158
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_FRAC[1] 29_158
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_FRAC[2] 28_159
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_FRAC_EN[0] 29_157
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_FRAC_WF_R[0] 28_157
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_MX[0] 28_156
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_MX[1] 29_156
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_NO_COUNT[0] 28_155
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT3_CLKOUT2_RESERVED[0] 29_159
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[0] 28_163
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[1] 29_163
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[2] 28_164
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[3] 29_164
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[4] 28_165
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_HIGH_TIME[5] 29_165
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[0] 28_160
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[1] 29_160
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[2] 28_161
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[3] 29_161
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[4] 28_162
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_LOW_TIME[5] 29_162
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_OUTPUT_ENABLE[0] 28_166
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_PHASE_MUX[0] 29_166
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_PHASE_MUX[1] 28_167
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT1_PHASE_MUX[2] 29_167
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[0] 28_168
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[1] 29_168
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[2] 28_169
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[3] 29_169
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[4] 28_170
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_DELAY_TIME[5] 29_170
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_EDGE[0] 29_171
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_FRAC[0] 28_174
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_FRAC[1] 29_174
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_FRAC[2] 28_175
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_FRAC_EN[0] 29_173
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_FRAC_WF_R[0] 28_173
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_MX[0] 28_172
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_MX[1] 29_172
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_NO_COUNT[0] 28_171
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT4_CLKOUT2_RESERVED[0] 29_175
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[0] 28_83
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[1] 29_83
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[2] 28_84
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[3] 29_84
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[4] 28_85
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_HIGH_TIME[5] 29_85
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[0] 28_80
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[1] 29_80
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[2] 28_81
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[3] 29_81
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[4] 28_82
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_LOW_TIME[5] 29_82
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_OUTPUT_ENABLE[0] 28_86
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_PHASE_MUX[0] 29_86
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_PHASE_MUX[1] 28_87
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT1_PHASE_MUX[2] 29_87
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[0] 28_88
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[1] 29_88
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[2] 28_89
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[3] 29_89
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[4] 28_90
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_DELAY_TIME[5] 29_90
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_EDGE[0] 29_91
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_FRAC[0] 28_94
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_FRAC[1] 29_94
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_FRAC[2] 28_95
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_FRAC_EN[0] 29_93
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_FRAC_WF_R[0] 28_93
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_MX[0] 28_92
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_MX[1] 29_92
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_NO_COUNT[0] 28_91
CMT_TOP_L_UPPER_T.PLLE2_ADV.CLKOUT5_CLKOUT2_RESERVED[0] 29_95
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[0] 28_656
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[1] 29_656
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[2] 28_657
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[3] 29_657
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[4] 28_658
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[5] 29_658
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[6] 28_659
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[7] 29_659
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[8] 29_660
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[9] 28_661
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[10] 29_662
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG1_RESERVED[11] 28_663
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[0] 28_664
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[1] 29_664
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[2] 28_665
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[3] 29_665
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[4] 29_666
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[5] 28_667
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[6] 29_668
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[7] 28_669
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[8] 29_670
CMT_TOP_L_UPPER_T.PLLE2_ADV.FILTREG2_RESERVED[9] 28_671
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[0] 28_229
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[1] 29_229
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[2] 28_230
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[3] 29_230
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[4] 28_231
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG1_RESERVED[5] 29_231
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG2_RESERVED[0] 29_239
CMT_TOP_L_UPPER_T.PLLE2_ADV.LOCKREG3_RESERVED[0] 29_247