{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":255559722,"defaultBranch":"master","name":"linux-xlnx","ownerLogin":"helongdm","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2020-04-14T09:00:36.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/20251331?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1635034297.891841","currentOid":""},"activityList":{"items":[{"before":"e26621179c3b1834a1bb17e9a38e47238ac63bf5","after":"c8b3583bc86352009c6ac61e2ced0e12118f8ebb","ref":"refs/heads/master","pushedAt":"2024-01-15T02:46:14.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"helongdm","name":"long","path":"/helongdm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/20251331?s=80&v=4"},"commit":{"message":"net: macb: Set MDIO clock divisor for pclk higher than 160MHz\n\nCurrently macb sets clock divisor for pclk up to 160 MHz.\nFunction gem_mdc_clk_div was updated to enable divisor\nfor higher values of pclk.\n\nSigned-off-by: Bartosz Wawrzyniak <bwawrzyn@cisco.com>\nReviewed-by: Michal Kubiak <michal.kubiak@intel.com>\nAcked-by: Nicolas Ferre <nicolas.ferre@microchip.com>\nReviewed-by: Andrew Lunn <andrew@lunn.ch>\nSigned-off-by: David S. Miller <davem@davemloft.net>\nState: upstream (b31587feaa0133b19a1900a26bce07a3c6d21af6)","shortMessageHtmlLink":"net: macb: Set MDIO clock divisor for pclk higher than 160MHz"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD36QKJQA","startCursor":null,"endCursor":null}},"title":"Activity · helongdm/linux-xlnx"}