-
Notifications
You must be signed in to change notification settings - Fork 9
/
sse3_priv.h
182 lines (159 loc) · 4.85 KB
/
sse3_priv.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
#pragma once
#include "opemu.h"
#include "libudis86/extern.h"
// log function debug
#define LF D("%s\n", __PRETTY_FUNCTION__);
#define D printk
/**
* 128-bit Register proper for sse3
* For 64-bit operations, use the same register type, and ignore the high values
*/
union __attribute__((__packed__)) sse_reg {
int8_t int8[16];
int16_t int16[8];
int32_t int32[4];
int64_t int64[2];
__int128_t int128;
float fa32[4];
uint8_t uint8[16];
uint16_t uint16[8];
uint32_t uint32[4];
uint64_t uint64[2];
double fa64[2];
__uint128_t uint128;
};
typedef union sse_reg sse_reg_t;
/**
* Print said register to screen. Useful for debugging
* @param uint128
*/
#define print128(x) printk("0x%016llx%016llx", ((uint64_t*)(&(x)))[1], ((uint64_t*)(&(x)))[0] );
/**
* sse3 object
*/
struct sse3 {
uint8_t extended; // bool type
sse_reg_t dst, src;
sse_reg_t res;
// operands
const ud_operand_t *udo_src, *udo_dst, *udo_imm;
// objects
const op_t *op_obj;
// legacy mmx flag
uint8_t ismmx;
};
typedef struct sse3 sse3_t;
/**
* Instruction emulation function type.
*/
typedef void (*sse3_func)(sse3_t*);
#define storedqu_template(n, where) \
do { \
asm __volatile__ ("movdqu %%xmm" #n ", %0" : "=m" (*(where))); \
} while (0);
#define loaddqu_template(n, where) \
do { \
asm __volatile__ ("movdqu %0, %%xmm" #n :: "m" (*(where))); \
} while (0);
#define storeq_template(n, where) \
do { \
asm __volatile__ ("movq %%mm" #n ", %0" : "=m" (*(where))); \
} while (0);
#define loadq_template(n, where) \
do { \
asm __volatile__ ("movq %0, %%mm" #n :: "m" (*(where))); \
} while (0);
/**
* Store xmm register somewhere in memory
*/
inline void _store_xmm (const uint8_t n, __uint128_t *where)
{
switch (n) {
case 0: storedqu_template(0, where); break;
case 1: storedqu_template(1, where); break;
case 2: storedqu_template(2, where); break;
case 3: storedqu_template(3, where); break;
case 4: storedqu_template(4, where); break;
case 5: storedqu_template(5, where); break;
case 6: storedqu_template(6, where); break;
case 7: storedqu_template(7, where); break;
case 8: storedqu_template(8, where); break;
case 9: storedqu_template(9, where); break;
case 10: storedqu_template(10, where); break;
case 11: storedqu_template(11, where); break;
case 12: storedqu_template(12, where); break;
case 13: storedqu_template(13, where); break;
case 14: storedqu_template(14, where); break;
case 15: storedqu_template(15, where); break;
}}
/**
* Load xmm register from memory
*/
inline void _load_xmm (const uint8_t n, const __uint128_t *where)
{
switch (n) {
case 0: loaddqu_template(0, where); break;
case 1: loaddqu_template(1, where); break;
case 2: loaddqu_template(2, where); break;
case 3: loaddqu_template(3, where); break;
case 4: loaddqu_template(4, where); break;
case 5: loaddqu_template(5, where); break;
case 6: loaddqu_template(6, where); break;
case 7: loaddqu_template(7, where); break;
case 8: loaddqu_template(8, where); break;
case 9: loaddqu_template(9, where); break;
case 10: loaddqu_template(10, where); break;
case 11: loaddqu_template(11, where); break;
case 12: loaddqu_template(12, where); break;
case 13: loaddqu_template(13, where); break;
case 14: loaddqu_template(14, where); break;
case 15: loaddqu_template(15, where); break;
}}
/**
* Store mmx register somewhere in memory
*/
inline void _store_mmx (const uint8_t n, uint64_t *where)
{
switch (n) {
case 0: storeq_template(0, where); break;
case 1: storeq_template(1, where); break;
case 2: storeq_template(2, where); break;
case 3: storeq_template(3, where); break;
case 4: storeq_template(4, where); break;
case 5: storeq_template(5, where); break;
case 6: storeq_template(6, where); break;
case 7: storeq_template(7, where); break;
}}
/**
* Load mmx register from memory
*/
inline void _load_mmx (const uint8_t n, const uint64_t *where)
{
switch (n) {
case 0: loadq_template(0, where); break;
case 1: loadq_template(1, where); break;
case 2: loadq_template(2, where); break;
case 3: loadq_template(3, where); break;
case 4: loadq_template(4, where); break;
case 5: loadq_template(5, where); break;
case 6: loadq_template(6, where); break;
case 7: loadq_template(7, where); break;
}}
inline int sse3_grab_operands(sse3_t*);
inline int sse3_commit_results(const sse3_t*);
inline int op_sse3_run(const op_t*);
/** AnV - SSE3 instructions **/
inline void addsubpd (sse3_t*);
inline void addsubps (sse3_t*);
inline void haddpd (sse3_t*);
inline void haddps (sse3_t*);
inline void hsubpd (sse3_t*);
inline void hsubps (sse3_t*);
inline void lddqu (sse3_t*);
inline void movddup (sse3_t*);
inline void movshdup (sse3_t*);
inline void movsldup (sse3_t*);
inline void fisttp (sse3_t*);
inline void fisttps (float *res);
inline void fisttpl (double *res);
inline void fisttpq (long double *res);