-
Notifications
You must be signed in to change notification settings - Fork 1
/
top.vhdl
79 lines (75 loc) · 2.64 KB
/
top.vhdl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
library ieee;
use ieee.std_logic_1164.all;
entity top IS
port (
PIN_1 : in std_logic; -- BCLK
PIN_2 : in std_logic; -- DIN
PIN_3 : in std_logic; -- WCLK
PIN_4 : in std_logic; -- n_rst
PIN_5 : out std_logic -- DOUT
);
end entity;
architecture Behavioral of top IS
signal cout1: std_logic_vector (15 downto 0) := (others => '0');
signal cout2: std_logic_vector (15 downto 0) := (others => '0');
signal cout3: std_logic_vector (15 downto 0) := (others => '0');
signal cout4: std_logic_vector (15 downto 0) := (others => '0');
signal cout5: std_logic_vector (15 downto 0) := (others => '0');
signal cout6: std_logic_vector (15 downto 0) := (others => '0');
signal cout7: std_logic_vector (15 downto 0) := (others => '0');
signal cout8: std_logic_vector (15 downto 0) := (others => '0');
signal cout9: std_logic_vector (15 downto 0) := (others => '0');
signal cout10: std_logic_vector (15 downto 0) := (others => '0');
signal cout11: std_logic_vector (15 downto 0) := (others => '0');
signal cout12: std_logic_vector (15 downto 0) := (others => '0');
signal cout13: std_logic_vector (15 downto 0) := (others => '0');
signal cout14: std_logic_vector (15 downto 0) := (others => '0');
signal cout15: std_logic_vector (15 downto 0) := (others => '0');
signal cout16: std_logic_vector (15 downto 0) := (others => '0');
signal valid: std_logic_vector( 15 downto 0) := (others => '0');
begin
dec: entity work.tdm_decoder port map (
clk => PIN_1,
din => PIN_2,
wclk => PIN_3,
n_rst => PIN_4,
cout1 => cout1,
cout2 => cout2,
cout3 => cout3,
cout4 => cout4,
cout5 => cout5,
cout6 => cout6,
cout7 => cout7,
cout8 => cout8,
cout9 => cout9,
cout10 => cout10,
cout11 => cout11,
cout12 => cout12,
cout13 => cout13,
cout14 => cout14,
cout15 => cout15,
cout16 => cout16,
valid => valid);
enc: entity work.tdm_encoder port map (
clk => PIN_1,
wclk => PIN_3,
n_rst => PIN_4,
cin1 => cout1,
cin2 => cout2,
cin3 => cout3,
cin4 => cout4,
cin5 => cout5,
cin6 => cout6,
cin7 => cout7,
cin8 => cout8,
cin9 => cout9,
cin10 => cout10,
cin11 => cout11,
cin12 => cout12,
cin13 => cout13,
cin14 => cout14,
cin15 => cout15,
cin16 => cout16,
valid => valid,
dout => PIN_5);
end Behavioral;