MIPS written in System Verilog
-
Updated
Oct 17, 2017 - SystemVerilog
MIPS written in System Verilog
A complete hardware description of a pipeline MIPS processor in SystemVerilog that can execute integer assembly code implemented on the Altera DE2-115 FPGA. It also has the ALMa Mips Mounter built-in.
Add a description, image, and links to the mips32cpu topic page so that developers can more easily learn about it.
To associate your repository with the mips32cpu topic, visit your repo's landing page and select "manage topics."