Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Avoid duplicated code by placing general code for all three Core-Types in a generic folder. #1599

Open
wants to merge 1 commit into
base: develop
Choose a base branch
from
Open

Avoid duplicated code by placing general code for all three Core-Types in a generic folder. #1599

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions .github/workflows/caller-corevalidation.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,6 +6,7 @@ on:
paths:
- .github/workflows/caller-corevalidation.yml
- CMSIS/Core/**/*
- CMSIS/Core_M/**/*
- CMSIS/Core_A/**/*
- CMSIS/CoreValidation/**/*
- Device/ARM/**/*
Expand Down
2 changes: 2 additions & 0 deletions .github/workflows/codeql-analysis.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,6 +6,7 @@ on:
branches: [ develop ]
paths:
- 'CMSIS/Core/**'
- 'CMSIS/Core_M/**'
- 'CMSIS/Core_A/**'
- 'CMSIS/CoreValidation/**'
- 'Device/ARM/**'
Expand All @@ -14,6 +15,7 @@ on:
paths:
- '.github/workflows/codeql-analysis.yml'
- 'CMSIS/Core/**'
- 'CMSIS/Core_M/**'
- 'CMSIS/Core_A/**'
- 'CMSIS/CoreValidation/**'
- 'Device/ARM/**'
Expand Down
1 change: 1 addition & 0 deletions .github/workflows/fileheader.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,6 +5,7 @@ on:
branches: [ develop ]
paths:
- 'CMSIS/Core/**'
- 'CMSIS/Core_M/**'
- 'CMSIS/Core_A/**'
- 'CMSIS/RTOS2/Include/**'
- 'CMSIS/RTOS2/Source/**'
Expand Down
16 changes: 12 additions & 4 deletions ARM.CMSIS.pdsc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1698,15 +1698,23 @@ and 8-bit Java bytecodes in Jazelle state.
<components>
<!-- CMSIS-Core component -->
<component Cclass="CMSIS" Cgroup="CORE" Cversion="5.7.0" condition="ARMv6_7_8-M Device" >
<description>CMSIS-CORE for Cortex-A/R/M</description>
<files>
<!-- CPU independent -->
<file category="include" name="CMSIS/Core/"/>
</files>
</component>

<component Cclass="CMSIS" Cgroup="CORE" Cversion="5.6.0" condition="ARMv6_7_8-M Device" >
<description>CMSIS-CORE for Cortex-M, SC000, SC300, Star-MC1, ARMv8-M, ARMv8.1-M</description>
<files>
<!-- CPU independent -->
<file category="doc" name="CMSIS/Documentation/Core/html/index.html"/>
<file category="include" name="CMSIS/Core/Include/"/>
<file category="header" name="CMSIS/Core/Include/tz_context.h" condition="TrustZone"/>
<file category="include" name="CMSIS/Core_M/Include/"/>
<file category="header" name="CMSIS/Core_M/Include/tz_context.h" condition="TrustZone"/>
<!-- Code template -->
<file category="sourceC" attr="template" condition="TZ Secure" name="CMSIS/Core/Template/ARMv8-M/main_s.c" version="1.1.1" select="Secure mode 'main' module for ARMv8-M"/>
<file category="sourceC" attr="template" condition="TZ Secure" name="CMSIS/Core/Template/ARMv8-M/tz_context.c" version="1.1.1" select="RTOS Context Management (TrustZone for ARMv8-M)" />
<file category="sourceC" attr="template" condition="TZ Secure" name="CMSIS/Core_M/Template/ARMv8-M/main_s.c" version="1.1.1" select="Secure mode 'main' module for ARMv8-M"/>
<file category="sourceC" attr="template" condition="TZ Secure" name="CMSIS/Core_M/Template/ARMv8-M/tz_context.c" version="1.1.1" select="RTOS Context Management (TrustZone for ARMv8-M)" />
</files>
</component>

Expand Down
Loading