Skip to content

This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data.

Notifications You must be signed in to change notification settings

Abdelrahman1810/SPI_Slave_with_Single_Port_RAM

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SPI Slave with Single Port RAM

This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data. SYSTEM LEVEL

Project Overview

The project consists of the following:-

  1. Codes folder: which contain the following
    • ram.dat: which represents the memory for the testbench
    • run.do: do file to run simulation in QuestaSim or ModelSim
    • RTL folder:
      • SPI.v: design of SPI block
      • RAM.v: design of RAM block
      • instantiation.v: top module
      • run.tcl: tcl file to run design on Vivado and extract elaboration_shcematic.pdf, synthesized_shcematic.pdf, utilization report and report timing in addition to run elaboration, synthesis, implementation and generates bitstream file
    • Testbench folder:
      • SPI.v: Verilog file represent SPI Slave block
        • RAM.v: Verilog file represent Single Port Async RAM
        • SystemLevel.v: Verilog file instantiate the two blocks RAM and SPI
      • ram.dat: memory for testbench
  2. schematic pdf:
    • SPI schematic: schematic for the block after synthesis on Vivado
    • RAM schematic: schematic for the block after synthesis on Vivado
    • System Level schematic: schematic for the block after synthesis on Vivado
  3. basys_master.xdc: a constrain file for the target FPGA
  4. bitstream file: bitstream file
  5. netlist file: netlist file from Vivado

SPI Slave Module

The SPI slave module is responsible for receiving data from the master device and interacting with the RAM module. It has the following ports:

Name Type Size Description
clk Input 1 bit Clock signal
rst_n Input 1 bit Active low reset signal
SS_n Input 1 bit Slave Select signal
MOSI Input 1 bit Master-Out-Slave-In data signal
tx_data Input 10 bit Transfer data output signal, Takes MOSI for 10 clock cycles and stores it in tx_data to send it to the RAM
tx_valid Input 1 bit Indicates when tx_data is valid
MISO Output 1 bit Master-In-Slave-Out data signal
rx_data Output 10 bit Received data from the memory
rx_valid Output 1 bit Indicates when rx_data is valid

Single Port Async RAM Module

The single port asynchronous RAM module implements a memory block with a single data port.

  • It has the following parameters:

    • MEM_DEPTH (default: 256): Depth of the memory.
    • ADDR_SIZE (default: 8): Size of the memory address.
  • Ports:

Name Type Size Description
clk Input 1 bit Clock signal
rst_n Input 1 bit Active low reset signal
din Input 10 bit Data input
rx_valid Input 1 bit If HIGH, accepts din[7:0] to save the write/read address internally or writes a memory word depending on the most significant 2 bits din[9:8]
dout Output 8 bit Data output
tx_valid Output 1 bit Whenever the command is a memory read, tx_valid should be HIGH
  • The most significant bits of din (din[9:8]) determine the operation to be performed:
Port din[9:8] Command Description
din 00 Write Holds din[7:0] internally as a write address
din 01 Write Writes din[7:0] to the memory with the write address held previously
din 10 Read Holds din[7:0] internally as a read address
din 11 Read Reads the memory with the read address held previously. tx_valid should be HIGH, and dout holds the word read from the memory. din[7:0] is ignored

Wire connections:

  • rx_data in the SPI slave module is connected to the din port in the RAM module.
  • rx_valid in the SPI slave module is connected to rx_valid in the RAM module.
  • dout in the RAM module is connected to tx_data in the SPI slave module.
  • tx_valid in the RAM module is connected to tx_valid in the SPI slave module.

FSM "Finite State Machine"

FSM

Testbenches

The project includes the following testbenches:

  • SPI_tb.sv: SystemVerilog testbench for the SPI module.
  • RAM_tb.sv: SystemVerilog testbench for the RAM module.
  • SystemLevel_tb.sv: SystemVerilog testbench for the SystemLevel module.

These testbenches can be used to verify the functionality and performance of the SPI slave and single port RAM modules.

Getting Started

To get started with this repository, follow these steps:

  1. Clone the repository to your local machine using the following command:
git clone https://github.com/Abdelrahman1810/SPI_Slave_with_Single_Port_RAM.git
  1. Open QuestaSim and navigate to the directory where the repository is cloned.
  2. Compile the Verilog files by executing the following command in the QuestaSim transcript tap:
do run.do

This will compile the SPI.v, RAM.v, SystemLevel.v, tb_SPI.sv, tb_RAM.sv, tb_SystemLevel.sv, files and run the simulation with tb_SystemLevel.v file.

Important

You need to download QuestaSim and Vivado first.

Using Vivado

If you want to synthesize and implement the DSP48A1 design on an FPGA device using Vivado, follow these additional steps:

  1. Launch Vivado and change directory to run.tcl file location.
cd <RTL folder path>

Important

path should have NO SPACES.

  1. run the project by write this comand in TCL Console.
source run.tcl

Note

It will be better if you write a constrain file depending on the target FPGA.

Note

constrain file written for specific FPGA "XC7A35TICPG236".

Contributing

If you find any issues or have suggestions for improvement, feel free to submit a pull request or open an issue in the repository. Contributions are always welcome!

Contact info 💜

LinkedIn

LinkedIn

Gmail : abdelrahmansalby23@gmail.com 📫

this project from Eng.Kareem Waseem diploma

Kareem Waseem
Kareem Waseem

📧 🌍 📢 💻

About

This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published