Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

riscv/bl602: Enable SPI Master in SPI Poll Send #5869

Merged
merged 1 commit into from
Mar 28, 2022
Merged

riscv/bl602: Enable SPI Master in SPI Poll Send #5869

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
18 changes: 9 additions & 9 deletions arch/risc-v/src/bl602/bl602_spi.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -782,6 +782,15 @@ static uint32_t bl602_spi_poll_send(struct bl602_spi_priv_s *priv,
uint32_t val;
uint32_t tmp_val = 0;

/* spi enable master */

modifyreg32(BL602_SPI_CFG, SPI_CFG_CR_S_EN, SPI_CFG_CR_M_EN);

/* spi fifo clear */

modifyreg32(BL602_SPI_FIFO_CFG_0, SPI_FIFO_CFG_0_RX_CLR
| SPI_FIFO_CFG_0_TX_CLR, 0);

/* write data to tx fifo */

putreg32(wd, BL602_SPI_FIFO_WDATA);
Expand Down Expand Up @@ -890,15 +899,6 @@ static void bl602_spi_poll_exchange(struct bl602_spi_priv_s *priv,
uint32_t w_wd = 0xffff;
uint32_t r_wd;

/* spi enable master */

modifyreg32(BL602_SPI_CFG, SPI_CFG_CR_S_EN, SPI_CFG_CR_M_EN);

/* spi fifo clear */

modifyreg32(BL602_SPI_FIFO_CFG_0, SPI_FIFO_CFG_0_RX_CLR
| SPI_FIFO_CFG_0_TX_CLR, 0);

for (i = 0; i < nwords; i++)
{
if (txbuffer)
Expand Down