Skip to content
View egk696's full-sized avatar
🧐
🧐

Highlights

  • Pro

Block or report egk696

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. VHDL_FSM_Visualizer VHDL_FSM_Visualizer Public

    A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file

    C# 15 3

  2. EDAC_SDRAM_Controller EDAC_SDRAM_Controller Public

    Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller

    Verilog 9 2

  3. SimpleSMTScheduler SimpleSMTScheduler Public

    A simple SMT-based schedule generator for cyclic executives of real-time tasks

    Python 9 1

  4. an-ethernet-controller an-ethernet-controller Public

    A lightweight Ethernet MAC Controller IP for FPGA prototyping

    Scala 12 1

  5. InterChip_Bridge InterChip_Bridge Public

    A Fault Tolerant Globally-Asynchronous-Locally-Synchronous Inter-Chip Communication Bridge on FPGAs

    VHDL 4 2

  6. t-crest/patmos t-crest/patmos Public

    Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project

    VHDL 135 72