Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

target/fpga: Add Hyperram #127

Draft
wants to merge 4 commits into
base: main
Choose a base branch
from
Draft

target/fpga: Add Hyperram #127

wants to merge 4 commits into from

Conversation

niwis
Copy link
Contributor

@niwis niwis commented May 31, 2024

Optionally use Hyperram instead of DDR3 on Genesys2.

ToDo:

  • Integrate Hyperram
  • Add constraints
  • Streamline switching between DDR3 and Hyperram (add another target?)

niwis added 4 commits May 31, 2024 12:18
Signed-off-by: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Signed-off-by: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Signed-off-by: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Signed-off-by: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
Aquaticfuller pushed a commit that referenced this pull request Jul 16, 2024
CHANGELOG_WEEKLY.md: Add weekly_20230814
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant