Skip to content

Filtered Fortran Details Aug 2020

Jump to bottom
Chunhua "Leo" Liao edited this page Oct 2, 2020 · 4 revisions

Evaluation platform:

CPU Architecture - IBM Power9 or Intel Xeon

GPU Architecture - NVIDIA V100 (Volta)

All four tools results for problematic Fortran Programs

ID Name R Archer Archer Intel Inspector Intel Inspector ROMP ROMP ThreadSanitizer ThreadSanitizer
Race Type Race Type Race Type Race Type
14 DRB014-outofbounds-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
15 DRB015-outofbounds-var-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
23 DRB023-sections1-orig-yes.f95 Y 0 FN 1 TP 1 TP 0 FN
24 DRB024-simdYdep-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
25 DRB025-simdYdep-var-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
26 DRB026-targetparallelfor-orig-yes.f95 Y CSF 1-2 TP 28 TP CSF
39 DRB039-Ydepsingleelement-orig-yes.f95 Y 7 TP 0 FN 4 TP 7 TP
40 DRB040-Ydepsingleelement-var-yes.f95 Y 7 TP 0 FN 4 TP 6-7 TP
43 DRB043-adi-parallel-no.F95 N 0 TN CSF 0 TN 74-107 FP
44 DRB044-adi-tile-no.F95 N 0 TN CSF 0 TN 93-113 FP
47 DRB047-doallchar-orig-no.f95 N 0 TN 3 FP 0 TN CSF
49 DRB049-write-orig-no.f95 N 0 TN 8 FP 0 TN 0 TN
50 DRB050-functionparameter-orig-no.f95 N 7 FP 1 FP 8 FP 7 FP
52 DRB052-indirectaccesssharebase-orig-no.f95 N 16-28 FP 2 FP 376-502 FP 8 FP
53 DRB053-inneronly1-orig-no.f95 N 0 TN 0 TN 0 TN 2 FP
54 DRB054-inneronly2-orig-no.f95 N 0 TN 0 TN 0 TN 9 FP
58 DRB058-jacobikernel-orig-no.f95 N 0 TN 0 TN RTO 22-44 FP
59 DRB059-lastprivate-orig-no.f95 N 0 TN 6-8 FP 0 TN 0 TN
61 DRB061-matrixvector1-orig-no.f95 N 5-7 FP 1 FP 0 TN 10 FP
62 DRB062-matrixvector2-orig-no.f95 N 0 TN 0-8 FP 4 FP 17-25 FP
63 DRB063-outeronly1-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
64 DRB064-outeronly2-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
65 DRB065-pireduction-orig-no.f95 N 0 TN 0 TN RTO 1 FP
68 DRB068-restrictpointer2-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
71 DRB071-targetparallelfor-orig-no.f95 N CSF 0 TN 0 TN CSF
72 DRB072-taskdep1-orig-no.f95 N 0 TN 0-1 FP 0 TN 1 FP
73 DRB073-doall2-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
75 DRB075-getthreadnum-orig-yes.f95 Y 0 FN 7-8 TP 0 FN 0 FN
76 DRB076-flush-orig-no.f95 N 0 TN 0 TN 4 FP 1 FP
78 DRB078-taskdep2-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
79 DRB079-taskdep3-orig-no.f95 N 0 TN 0 TN 0 TN 3 FP
85 DRB085-threadprivate-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
91 DRB091-threadprivate2-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
94 DRB094-doall2-ordered-orig-no.f95 N CSF 7-8 FP 0 TN 8 FP
95 DRB095-doall2-taskloop-orig-yes.f95 Y CSF 0 FN 0 FN 0 FN
96 DRB096-doall2-taskloop-collapse-orig-no.f95 N CSF 0 TN 0 TN 0 TN
97 DRB097-target-teams-distribute-orig-no.f95 N CSF 0 TN 16 FP CSF
99 DRB099-targetparallelfor2-orig-no.f95 N CSF 0 TN 0 TN CSF
100 DRB100-task-reference-orig-no.f95 N 0 TN 1 FP 0 TN 8 FP
101 DRB101-task-value-orig-no.f95 N 0 TN 0-1 FP 0 TN 1 FP
102 DRB102-copyprivate-orig-no.f95 N 0 TN 0 TN 0 TN 8-11 FP
105 DRB105-taskwait-orig-no.f95 N 0 TN 0 TN 0 TN 188-313 FP
106 DRB106-taskwaitmissing-orig-yes.f95 Y 25-66 TP 0 FN 0 FN 238-288 TP
107 DRB107-taskgroup-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
108 DRB108-atomic-orig-no.f95 N 0 TN 0 TN 4 FP 0 TN
112 DRB112-linear-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
113 DRB113-default-orig-no.f95 N 0 TN 0 TN 0 TN 7 FP
114 DRB114-if-orig-yes.f95 Y 0 FN 1 TP 0 FN 0-6 TP
115 DRB115-forsimd-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
116 DRB116-target-teams-orig-yes.f95 Y CSF 1 TP 0 FN CSF
117 DRB117-taskwait-waitonlychild-orig-yes.f95 Y 0 FN 0 FN 0 FN 3 TP
119 DRB119-nestlock-orig-yes.f95 Y 1 TP 1 TP 4 TP 0 FN
120 DRB120-barrier-orig-no.f95 N 0 TN 0 TN 0 TN 0-1 FP
121 DRB121-reduction-orig-no.f95 N 0 TN 0 TN 12 FP 10-13 FP
122 DRB122-taskundeferred-orig-no.f95 N 0 TN 0 TN RSF 0 TN
123 DRB123-taskundeferred-orig-yes.f95 Y 2-8 TP 1 TP 0 FN 1-7 TP
124 DRB124-master-orig-yes.f95 Y 7 TP 0 FN 4 TP 7 TP
125 DRB125-single-orig-no.f95 N 0 TN 0 TN 0 TN 7 FP
126 DRB126-firstprivatesections-orig-no.f95 N 0 TN 0 TN 44 FP 0 TN
129 DRB129-mergeable-taskwait-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
131 DRB131-taskdep4-orig-omp45-yes.f95 Y 0 FN 2 TP RSF 2 TP
132 DRB132-taskdep4-orig-no-omp45.f95 N 0 TN 1 FP 0 TN 2 FP
133 DRB133-taskdep5-orig-no-omp45.f95 N 1 FP 1 FP 0 TN 3 FP
134 DRB134-taskdep5-orig-omp45-yes.f95 Y 1 TP 2 TP 0 FN 2 TP
135 DRB135-taskdep-mutexinoutset-orig-no-omp50.f95 N CSF CSF CSF CSF
136 DRB136-taskdep-mutexinoutset-orig-yes.f95 Y 1-2 TP 1-3 TP 0 FN 4-5 TP
138 DRB138-simdsafelen-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
139 DRB139-worksharingcritical-orig-no.f95 N 0 TN CSF 0 TN 0 TN
140 DRB140-reduction-barrier-orig-yes.f95 Y 7 TP 0 FN 4 TP 7 TP
141 DRB141-reduction-barrier-orig-no.f95 N 0 TN 0 TN 4 FP 7 FP
142 DRB142-acquirerelease-orig-omp50-yes.f95 Y CSF CSF CSF CSF
143 DRB143-acquirerelease-orig-no-omp50.f95 N CSF CSF CSF CSF
144 DRB144-critical-missingreduction-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
145 DRB145-atomiccritical-orig-gpu-no.f95 N CSF 0 TN 4 FP CSF
147 DRB147-critical1-orig-gpu-no.f95 N CSF 0 TN 4 FP CSF
148 DRB148-critical1-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
150 DRB150-missinglock1-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
152 DRB152-missinglock2-orig-gpu-no.f95 N CSF 1 FP 0 TN CSF
153 DRB153-missinglock2-orig-gpu-yes.f95 Y CSF 1 TP RSF CSF
158 DRB158-missingtaskbarrier-orig-gpu-no.f95 N CSF 0 TN RSF CSF
160 DRB160-nobarrier-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
162 DRB162-nolocksimd-orig-gpu-no.f95 N CSF 0 TN 4 FP CSF
163 DRB163-simdmissinglock1-orig-gpu-no.f95 N CSF 0 TN 4 FP CSF
169 DRB169-workshare-orig-yes.f95 Y 0 FN 0 FN 4 TP 1-2 TP
170 DRB170-workshare-orig-no.f95 N 0 TN 0 TN 0 TN 1 FP
Clone this wiki locally