Skip to content

Filtered Fortran Details Oct 2020

Jump to bottom
Yaying-llnl-summer edited this page Oct 4, 2020 · 1 revision

Evaluation platform:

CPU Architecture - IBM Power9 and Intel Xeon

GPU Architecture - NVIDIA V100 (Volta)

All four tools results for all Fortran Programs

ID Name R Archer Archer Intel Inspector Intel Inspector ROMP ROMP ThreadSanitizer ThreadSanitizer
Race Type Race Type Race Type Race Type
23 DRB023-sections1-orig-yes.f95 Y 0 FN 1 TP 1 TP 0 FN
24 DRB024-simdYdep-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
25 DRB025-simdYdep-var-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
26 DRB026-targetparallelfor-orig-yes.f95 Y CSF 28 TP 1-2 TP CSF
32 DRB032-Ydepfirstdimension-var-yes.f95 Y 4-5 TP 840 TP 1 TP RSF
39 DRB039-Ydepsingleelement-orig-yes.f95 Y 7 TP 4 TP 0 FN 7 TP
40 DRB040-Ydepsingleelement-var-yes.f95 Y RSF 4 TP 0 FN RSF
43 DRB043-adi-parallel-no.F95 N 0 TN 0 TN CSF 0 TN
44 DRB044-adi-tile-no.F95 N 0 TN 0 TN CSF 0 TN
47 DRB047-doallchar-orig-no.f95 N 0 TN 0 TN 3 FP 0 TN
49 DRB049-write-orig-no.f95 N 0 TN 0 TN 8 FP 0 TN
58 DRB058-jacobikernel-orig-no.f95 N 0 TN RTO 0 TN 0 TN
59 DRB059-lastprivate-orig-no.f95 N 0 TN 0 TN 6-8 FP 0 TN
62 DRB062-matrixvector2-orig-no.f95 N 0 TN 4 FP RTO 0 TN
65 DRB065-pireduction-orig-no.f95 N 0 TN RTO RTO 0 TN
71 DRB071-targetparallelfor-orig-no.f95 N CSF 0 TN 0 TN CSF
73 DRB073-doall2-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
75 DRB075-getthreadnum-orig-yes.f95 Y 0 FN 0 FN 7-8 TP 0 FN
76 DRB076-flush-orig-no.f95 N 0 TN 4 FP 0 TN 0 TN
94 DRB094-doall2-ordered-orig-no.f95 N CSF 0 TN 7-8 FP 0 TN
95 DRB095-doall2-taskloop-orig-yes.f95 Y CSF 0 FN 0 FN 0 FN
96 DRB096-doall2-taskloop-collapse-orig-no.f95 N CSF 0 TN 0 TN 0 TN
97 DRB097-target-teams-distribute-orig-no.f95 N CSF 16 FP 0 TN CSF
99 DRB099-targetparallelfor2-orig-no.f95 N CSF 0 TN 0 TN CSF
100 DRB100-task-reference-orig-no.f95 N 0 TN 0 TN 1 FP 0 TN
101 DRB101-task-value-orig-no.f95 N 0 TN 0 TN 0-1 FP 0 TN
106 DRB106-taskwaitmissing-orig-yes.f95 Y 25-66 TP 0 FN RTO 238-288 TP
108 DRB108-atomic-orig-no.f95 N 0 TN 4 FP 0 TN 0 TN
115 DRB115-forsimd-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
116 DRB116-target-teams-orig-yes.f95 Y CSF 0 FN 1 TP CSF
117 DRB117-taskwait-waitonlychild-orig-yes.f95 Y 0 FN 0 FN 1 TP 0 FN
118 DRB118-nestlock-orig-no.f95 N 0 TN 0-1 FP 0 TN 0 TN
121 DRB121-reduction-orig-no.f95 N 0 TN 12 FP 0 TN 0 TN
122 DRB122-taskundeferred-orig-no.f95 N 0 TN RSF 0 TN 0 TN
123 DRB123-taskundeferred-orig-yes.f95 Y 2-8 TP 0 FN 1 TP 1-7 TP
124 DRB124-master-orig-yes.f95 Y 7 TP 4 TP 0 FN 7 TP
126 DRB126-firstprivatesections-orig-no.f95 N 0 TN 44 FP 0 TN 0 TN
129 DRB129-mergeable-taskwait-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
130 DRB130-mergeable-taskwait-orig-no.f95 N 0 TN RSF 0 TN 0 TN
131 DRB131-taskdep4-orig-yes-omp45.f95 Y 0 FN 0 FN 2 TP 0 FN
132 DRB132-taskdep4-orig-no-omp45.f95 N 0 TN 0 TN 1 FP 0 TN
133 DRB133-taskdep5-orig-no-omp45.f95 N 0 TN 0 TN 1 FP 0 TN
134 DRB134-taskdep5-orig-yes-omp45.f95 Y 0 FN 0 FN 2 TP 0 FN
135 DRB135-taskdep-mutexinoutset-orig-no-omp50.f95 N CSF CSF CSF CSF
138 DRB138-simdsafelen-orig-yes.f95 Y 0 FN 0 FN 0 FN 0 FN
139 DRB139-worksharingcritical-orig-no.f95 N 0 TN 0 TN CSF 0 TN
140 DRB140-reduction-barrier-orig-yes.f95 Y 7 TP 4 TP 0 FN 7 TP
141 DRB141-reduction-barrier-orig-no.f95 N 0 TN 4 FP 0 TN 0 TN
142 DRB142-acquirerelease-orig-yes-omp50.f95 Y CSF CSF CSF CSF
143 DRB143-acquirerelease-orig-no-omp50.f95 N CSF CSF CSF CSF
144 DRB144-critical-missingreduction-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
145 DRB145-atomiccritical-orig-gpu-no.f95 N CSF 4 FP 0 TN CSF
146 DRB146-atomicupdate-orig-gpu-no.f95 N CSF 0 TN 0 TN CSF
147 DRB147-critical1-orig-gpu-no.f95 N CSF 4 FP 0 TN CSF
148 DRB148-critical1-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
149 DRB149-missingdata1-orig-gpu-no.f95 N CSF 0 TN 0 TN CSF
150 DRB150-missinglock1-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
151 DRB151-missinglock3-orig-gpu-yes.f95 Y CSF 4 TP 1 TP CSF
152 DRB152-missinglock2-orig-gpu-no.f95 N CSF RSF 1 FP CSF
153 DRB153-missinglock2-orig-gpu-yes.f95 Y CSF 1 TP 1 TP CSF
154 DRB154-missinglock3-orig-gpu-no.f95 N CSF 0 TN 0 TN CSF
155 DRB155-missingordered-orig-gpu-no.f95 N CSF 0 TN 0 TN CSF
156 DRB156-missingordered-orig-gpu-yes.f95 Y CSF 28 TP 1 TP CSF
157 DRB157-missingorderedsimd-orig-gpu-yes.f95 Y CSF 272 TP 1 TP CSF
158 DRB158-missingtaskbarrier-orig-gpu-no.f95 N CSF RSF 0 TN CSF
159 DRB159-nobarrier-orig-gpu-no.f95 N CSF 0 TN 0 TN CSF
160 DRB160-nobarrier-orig-gpu-yes.f95 Y CSF 0 FN 0 FN CSF
161 DRB161-nolocksimd-orig-gpu-yes.f95 Y CSF 36 TP 2 TP CSF
162 DRB162-nolocksimd-orig-gpu-no.f95 N CSF 4 FP 0 TN CSF
163 DRB163-simdmissinglock1-orig-gpu-no.f95 N CSF 4 FP 0 TN CSF
164 DRB164-simdmissinglock1-orig-gpu-yes.f95 Y CSF 68 TP 4 TP CSF
165 DRB165-taskdep4-orig-yes-omp50.f95 Y CSF CSF CSF CSF
166 DRB166-taskdep4-orig-no-omp50.f95 N CSF CSF CSF CSF
167 DRB167-taskdep5-orig-no-omp50.f95 N CSF CSF CSF CSF
168 DRB168-taskdep5-orig-yes-omp50.f95 Y CSF CSF CSF CSF
169 DRB169-workshare-orig-yes.f95 Y 0 FN 4 TP 0 FN 0 FN
Clone this wiki locally