Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Suggested update to the FPGA Synthesis sub-section of the User Manual #948

Closed
MikeOpenHWGroup opened this issue Feb 13, 2024 · 1 comment
Assignees
Labels
Component:Doc For issues in the Documentation (e.g. for README.md files) Type:Enhancement For feature requests and enhancements

Comments

@MikeOpenHWGroup
Copy link
Member

The User Manual has a short FPGA Synthesis sub-section. Based on recent discussions (see #943), we should consider updating this text:

  1. The sentence FPGA synthesis is only supported for CV32E40P is confusing. Maybe the word "only" is not intended to be there?
  2. We could list the FPGA synthesis tools that have been successfully used for this core.
  3. Mention that Quartus Prime Standard is not supported (Quartus Prime Pro is required).
@MikeOpenHWGroup MikeOpenHWGroup added Type:Enhancement For feature requests and enhancements Component:Doc For issues in the Documentation (e.g. for README.md files) labels Feb 13, 2024
pascalgouedo pushed a commit to pascalgouedo/cv32e40p that referenced this issue Mar 12, 2024
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@pascalgouedo
Copy link

Corrected in PR #956.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:Doc For issues in the Documentation (e.g. for README.md files) Type:Enhancement For feature requests and enhancements
Projects
None yet
Development

No branches or pull requests

3 participants