Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Automatic PR dev->master #829

Merged
merged 48 commits into from
Jul 5, 2023
Merged

Automatic PR dev->master #829

merged 48 commits into from
Jul 5, 2023

Conversation

github-actions[bot]
Copy link
Contributor

@github-actions github-actions bot commented Jul 5, 2023

AWS tests passed. dev branch can be merged to master.

Pascal Gouedo and others added 30 commits May 30, 2023 13:04
Issue #814 correction.
cdee092 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Issue #813 correction.
f2a1997 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Added pseudo-intructions section.
9998d8e 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Integrated clock gating cell section in Integration one.
618e9ac 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Re-ordered section with ISA first then design details.
e3af7b1 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@davideschiavone
Merge pull request #815 from pascalgouedo/dev_dd_pgo_doc
c4c99ab 
User manual updates
Correcting fpu instruction managment in rvfi
b677dfa
Correcting issue on gpr repporting when fpu instruction
dcda529
Adding hwloop csr
fb219d7
Handling floating point csr inside rvfi for non fpu instruction
a05d37f 
Running verible

running verible 2

Davide verible fix
Enabling fflags frm and fcsr write by non apu insn
d2c7286 
running verible
Correcting csr update reporting on interrupt
944255b
Reporting trap by looking at minstret
e70a3ce
Changed FPU top level name for implementation retiming command.
79dd556 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Added a note about register write priority for post-incremented loads.
81d09c6 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@davideschiavone
Merge pull request #816 from pascalgouedo/dev_dd_pgo_doc_2
5f76a18 
User Manual update for post-incremented loads.
running verible
e767d29
running latest verible on pipe_freeze_trace
efa1d16
Removed redundant table command for 2 tables (and restored correct gi…
7ad3e63 
…thub rendering).

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Corrected wrong value to emulate cv.avg/avgu with cv.addN/adduN
53d2dd6 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
running verible
a932b9c
Verible crash workaround
719fcca
@davideschiavone
Merge pull request #818 from pascalgouedo/dev_dd_pgo_doc
f8f17d6 
User Manual clean-up.
@davideschiavone
Merge pull request #819 from YoannPruvost/dev_trap_by_minstret
113b9f4 
RVFI - HW loop csr + Improved FPU instruction + Improve trap
Correcting rvfi issue when lsu and apu resp at the same time
8ae9c12
RVFI - recreating instret counter internally for trap
1cfb2e1
Running verible
7ad07c6
@davideschiavone
Merge pull request #820 from YoannPruvost/dev_urgent_rvfi_fix
b49661f 
RVFI - Urgent rvfi trap fix
CVFPU 0.8.0 vendorized
7f3285b 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Updated CVFPU instantiation to align to 0.8.0 release
d3d06b7 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Pascal Gouedo and others added 18 commits June 23, 2023 09:24
Updated manifest to align to CVFPU 0.8.0 release
4858cda 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@davideschiavone
Merge pull request #821 from pascalgouedo/dev_dd_pgo_cvfpu
d011f05 
CVFPU v0.8.0 integration
Added a constraint about HWloop start, and and setup instructions ali…
5c16628 
…gnment.

Corrected assembly example wrt assembly alignment directives.

Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Changed parameters values for Zfinx CSR presence.
34f55d8 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Aligned RTL to PR #823 (Zfinx CSR presence).
02eea3a 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Final resolution of issue #170
00c12f8 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Added a condition so that new Zfinx CSR only present when COREV_PULP = 1
f31c20b 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
Added a condition so that new Zfinx CSR only present when COREV_PULP = 1
37b43ac 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@suppamax
add skip_aws branch
ee78c3b
@MikeOpenHWGroup
Merge pull request #823 from pascalgouedo/dev_dd_pgo_doc
e242abe 
User Manual updates
@suppamax
fix
ee701f0
@davideschiavone
Merge pull request #826 from suppamax/skip_aws
fa91a74 
Skip aws
Issues #721 and #723 resolution
967d549 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
verible !!!
00bb726 
Signed-off-by: Pascal Gouedo <pascal.gouedo@dolphin.fr>
@davideschiavone
Merge pull request #824 from pascalgouedo/dev_dd_pgo_rtl
b883519 
RTL bug correction and updates
Better dpc monitoring
f64a911
Adding rvfi instruction counter for trap on fpu instructions
f804833
@davideschiavone
Merge pull request #828 from YoannPruvost/dev_debug
9977223 
RVFI - Correcting false trap on fpu instruction
@davideschiavone davideschiavone merged commit cd48ad0 into master Jul 5, 2023
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@davideschiavone davideschiavone davideschiavone approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
5 participants
@jstraus59 @davideschiavone @pascalgouedo @suppamax @MikeOpenHWGroup